fix regression while merging

This commit is contained in:
Georges Palauqui 2024-06-11 09:02:17 +02:00
parent 8230b31cd1
commit 5af8729930
No known key found for this signature in database
GPG Key ID: 1E45F544CE4D04A5
2 changed files with 5 additions and 3 deletions

View File

@ -266,8 +266,10 @@ void POWER_MANAGEMENT_HEX_task(void * pvParameters)
uint16_t auto_fan_speed = nvs_config_get_u16(NVS_CONFIG_AUTO_FAN_SPEED, 1);
// turn on ASIC core voltage (three domains in series)
int want_vcore = nvs_config_get_u16(NVS_CONFIG_ASIC_VOLTAGE, CONFIG_ASIC_VOLTAGE);
want_vcore *= 3; // across 3 domains
ESP_LOGI(TAG, "---TURNING ON VCORE---");
TPS546_set_vout(3600);
TPS546_set_vout(want_vcore);
vTaskDelay(3000 / portTICK_PERIOD_MS);
@ -285,7 +287,7 @@ void POWER_MANAGEMENT_HEX_task(void * pvParameters)
// For reference:
// TPS546_get_vin()- board input voltage
// we don't have a way to measure board input current
// TPS546_get_out()- core voltage *3 (across all domains)
// TPS546_get_vout()- core voltage *3 (across all domains)
// TPS546_get_iout()- Current output of regulator
// we don't have a way to measure power, we have to calculate it
// but we don't have total board current, so calculate regulator power

View File

@ -50,7 +50,7 @@ The following are recommendations but it is necessary that you do have all value
asicfrequency,data,u16,485
asicvoltage,data,u16,1200
asicmodel,data,string,BM1366
asiccount,data,u16,1
devicemodel,data,string,ultra
boardversion,data,string,0.11
```