ffmpeg/libavutil
Rémi Denis-Courmont 0c0a3deb18 lavu/cpu: CPU flags for the RISC-V Vector extension
RVV defines a total of 12 different extensions, including:

- 5 different instruction subsets:
  - Zve32x: 8-, 16- and 32-bit integers,
  - Zve32f: Zve32x plus single precision floats,
  - Zve64x: Zve32x plus 64-bit integers,
  - Zve64f: Zve32f plus Zve64x,
  - Zve64d: Zve64f plus double precision floats.

- 6 different vector lengths:
  - Zvl32b (embedded only),
  - Zvl64b (embedded only),
  - Zvl128b,
  - Zvl256b,
  - Zvl512b,
  - Zvl1024b,

- and the V extension proper: equivalent to Zve64f and Zvl128b.

In total, there are 6 different possible sets of supported instructions
(including the empty set), but for convenience we allocate one bit for
each type sets: up-to-32-bit ints (RVV_I32), floats (RVV_F32),
64-bit ints (RVV_I64) and doubles (RVV_F64).

Whence the vector size is needed, it can be retrieved by reading the
unprivileged read-only vlenb CSR. This should probably be a separate
helper macro if needed at a later point.
2022-09-27 13:19:52 +02:00
..
2022-09-06 05:42:32 +02:00
2021-04-27 10:43:13 -03:00
2021-07-22 14:34:31 +02:00
2021-07-22 14:34:31 +02:00
2022-09-13 16:50:43 -03:00
2022-02-24 12:56:49 +01:00
2021-07-22 14:34:31 +02:00
2021-07-22 14:34:31 +02:00
2022-02-24 12:56:49 +01:00
2022-02-24 12:56:49 +01:00
2018-09-12 19:15:09 +02:00
2021-04-27 10:43:13 -03:00
2021-07-22 14:34:31 +02:00
2021-07-22 14:34:31 +02:00
2021-07-22 14:34:31 +02:00
2022-09-15 20:56:23 +05:30
2021-07-22 14:34:31 +02:00
2022-02-24 12:56:49 +01:00
2021-07-21 16:35:27 +02:00
2021-07-21 16:35:27 +02:00
2021-10-02 17:13:57 +02:00
2021-07-22 14:34:31 +02:00
2022-05-26 17:18:23 +08:00
2021-04-27 10:43:13 -03:00
2021-07-22 14:34:31 +02:00
2022-03-15 09:42:29 -03:00
2020-05-23 15:51:44 +02:00
2020-05-23 15:51:44 +02:00
2021-07-22 14:34:31 +02:00
2021-07-22 14:34:31 +02:00
2021-07-22 14:34:31 +02:00
2017-11-05 22:13:16 +01:00
2022-02-24 12:56:49 +01:00
2022-09-13 16:50:43 -03:00
2021-07-22 14:34:31 +02:00
2021-11-19 16:47:28 +01:00